



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. BOx 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/008,856	11/08/2001	Hiroshi Suetsugu	NEC 01FN049	5048
75	12/05/2003	EXAMINER		
Norman P. So		KOVALICK, VINCENT E		
HAYES, SOLOWAY, HENNESSEY, GROSSMAN & HAGE, P.C. 175 Canal Street			ART UNIT	PAPER NUMBER
Manchester, NH 03101			2673	~
			DATE MAILED: 12/05/2003	>

Please find below and/or attached an Office communication concerning this application or proceeding.

			(A)	
•	Application No.		Applicant(s)	
Office Action Surrence	10/008,856		SUETSUGU ET AL.	
Office Action Summary	Examiner		Art Unit	
	Vincent E Ko		2673	
The MAILING DATE of this communication a Period for Reply	ppears on the co	ver sheet with the c	orrespondence ad	dress
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perio - Failure to reply within the set or extended period for reply will, by statt - Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b). Status	1. 1.136(a). In no event, pply within the statutory d will apply and will ex ute, cause the applicat	however, may a reply be tim y minimum of thirty (30) day pire SIX (6) MONTHS from ion to become ABANDONE	nely filed s will be considered timely the mailing date of this or D (35 U.S.C. § 133).	
1) Responsive to communication(s) filed on 8 /	November 2001.			
2a) This action is FINAL . 2b) ☐ Th	is action is non-	final.		
3) Since this application is in condition for allow closed in accordance with the practice under				e merits is
Disposition of Claims				
4) Claim(s) 1-8 is/are pending in the application	١.			
4a) Of the above claim(s) is/are withdr	rawn from consi	deration.		
5) Claim(s) is/are allowed.				
6)⊠ Claim(s) <u>1 and 3-8</u> is/are rejected.				
7)⊠ Claim(s) <u>2</u> is/are objected to.				
8) Claim(s) are subject to restriction and	or election requ	ıirement.		
Application Papers				
9) The specification is objected to by the Examin	ner.			
10)☐ The drawing(s) filed on is/are: a)☐ ad	ccepted or b)	objected to by the f	Examiner.	
Applicant may not request that any objection to the		•		
Replacement drawing sheet(s) including the corre	•	• • • • • • • • • • • • • • • • • • • •	•	` '
11) The oath or declaration is objected to by the	Examiner. Note	the attached Office	Action or form PT	O-152.
Priority under 35 U.S.C. §§ 119 and 120				
a) Acknowledgment is made of a claim for foreignal All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume	nts have been rents have been reiority documents au (PCT Rule 1	eceived. eceived in Applicati s have been receive 7.2(a)).	on No ed in this National	Stage
* See the attached detailed Office action for a list 13) Acknowledgment is made of a claim for domestince a specific reference was included in the factor of the foreign language process.	stic priority unde first sentence of	er 35 U.S.C. § 119(e the specification or	e) (to a provisiona in an Application	
14) Acknowledgment is made of a claim for dome reference was included in the first sentence of				
Attachment(s)				
1) ☑ Notice of References Cited (PTO-892) 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5)	Interview Summary Notice of Informal P Other:		

* Application/Control Number: 10/008,856

Art Unit: 2673

DETAILED ACTION

1. This Office Action is in response to Applicant's Patent Application, Serial No. 10/008,856, with a File Date of November 8, 2001.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Admitted Prior Art (herein APA) taken with Yamazaki (USP 6,317,122).

Relative to claim 1, the Admitted Prior Art **teaches** a plasma display module comprising a plasma display panel; driving circuits which drive said plasma display panel; and a power circuit into which an external alternating current is inputted from outward, said power circuit supplying driving voltages to said driving circuits; and a control voltage for controlling operation of an interface board, and operations of said power circuit being controlled with control signals output by said interface boards (Application disclosure, page 1, lines 11-17 and Prior Art Fig. 1).

Prior Art **does not teach** an external source voltage to be used by an external power circuit wherein the source voltages of said interface board are supplied from said external power circuit.

APA **teaches** a plasma display module comprising a power circuit, receiving an external AC input, said circuit for driving a plasma display module, said module including a interface board for system control and signal distribution.

Application/Control Number: 10/008,856

Art Unit: 2673

Yamazaki **teaches** a power circuit for a display device (col. 1, lines 18-67; col. 2 lines 1-47 and Fig. 1); Yamazaki further **teaches** an external source voltage (Vcc) to be used by a external power circuit wherein the source voltages of said interface board are supplied from said external power circuit (col. 4, lines 66-67 and col. 5, lines 1-3 and Fig. 1).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by the APA in order to provide a power circuit to which input power source is applied and which supplies first to Nth potentials for driving a display element (Yamazaki, col. 6, lines 9-12).

4. Claims 3-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA taken with Yamazaki as applied to claim 1 in item 3 hereinabove, and further in view of Okada et al. (USP 5,5686,933).

Relative to claims 3-8, APA taken with Yamazaki does not teach said power circuits that:

a) starts up a lowest-value voltage of said plurality of voltages earlier than a highest-value voltage of said plurality of voltages; b) shuts down a highest-value voltage of said plurality of voltages earlier than a lowest-value voltage of aid plurality of voltages; or c) starts-up a lowest-value voltage of said plurality of voltages earlier than a highest-value voltage of said plurality of voltages and shuts down said highest-value voltage earlier than said lowest-value voltage.

APA taken with Yamazaki teaches a plasma display module comprising a power circuit, receiving an AC input, said circuit for driving a plasma display module, said module including an interface board for system control and signal distribution, and an external power for receiving an input from the system power circuit and generating a multiple voltage input signal to the said interface board.

Application/Control Number: 10/008,856 Page 4

Art Unit: 2673

Okada et al. **teaches** a driving circuit for a display apparatus (col. 2, lines 46-67; col. 3,lines 12-67 and col. 4, lines 1-24); Okada et al. further **teaches** the means to regulate said power circuits that a) starts up a lowest-value voltage of said plurality of voltages earlier than a highest-value voltage of said plurality of voltages; b) shuts down a highest-value voltage of said plurality of voltages earlier than a lowest-value voltage of aid plurality of voltages; and c) starts-up a lowest-value voltage of said plurality of voltages earlier than a highest-value voltage of said plurality of voltages and shuts down said highest-value voltage earlier than said lowest-value voltage (col. 1, lines 9-17; col. 17, lines 37-41 and col. 18, lines 51-67 and col. 19, lines 1-3). It would have been obvious to a person of ordinary skill in the art at the time of the invention to supply to the devices as taught by APA taken with Yamazaki the feature as taught by Okada et al. in order to provide the means to sequence the voltages and related timing signals that drive the system display through the various states of start-up, display image, shut-down etc. and further control the desired image contrast (col. 4, lines 14-24, Okada et al.)

Allowable Subject Matter

5. Claim 2 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claim 2 the major difference between the teachings or the prior art of record (Yamazaki, USP 6,317,122 and Okada et al., USP 5,686,933,) and that of the said prior art is that said prior art **does not teach** said plasma display module wherein control signals output by said interface board contain first and second control signals, and said power circuit outputs said

Page 5

Art Unit: 2673

control voltage to said interface board when an external alternating current is inputted to said power circuit, outputs said external power voltage to said external power circuit when said first control signal is inputted to said power circuit, and outputs said driving voltages to said driving circuits when said second control signal is inputted to said power circuit.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Shutoh et al.

U. S. Patent No. 6,124,840 Kwon	
U. S. Patent No. 6,040,827 Shiina et a	al.

4,027,195

U. S. Patent No.

Art Unit: 2673

Responses

Any inquiry concerning this communication or earlier communications from the 7. examiner should be directed to Vincent E Kovalick whose telephone number is 703 306-3020. The examiner can normally be reached on Monday-Thursday 7:30-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703 305-4938. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 306-0377.

Vincent E. Kovalick

11/29/03

BIPIN SHALWALA SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2600